



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/827,942	04/06/2001	Ray Alan Mentzer	10004068-1	6687

57299 7590 05/15/2006

AVAGO TECHNOLOGIES, LTD.
P.O. BOX 1920
DENVER, CO 80201-1920

EXAMINER

AGGARWAL, YOGESH K

ART UNIT	PAPER NUMBER
----------	--------------

2622

DATE MAILED: 05/15/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/827,942

Applicant(s)

MENTZER, RAY ALAN

Examiner

Yogesh K. Aggarwal

Art Unit

2622

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 January 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.

- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152).
- 6) ☐ Other: _____.

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/18/2006 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claim1-3, 9, 10 and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Gowda et al. (US Patent # 6,275,259).

[Claim 1]

Gowda et al. teaches a method of correcting erroneous image signals comprising providing a high signal and a low signal (Vmax and Vmin) based on an image signal of a previously processed pixel (col. 2 line 30-col. 3 line 10, col. 4 lines 14-22, figure 1), said image signal of said previously processed pixel being an image signal of a captured image (e.g. two frames of a still image are captured by image sensor 102) said high signal and said low signal defining a

Art Unit: 2622

signal range about said image signal of said previously processed pixel (V_{max} and V_{min} define a range);

and digitizing an analog signal of a current pixel using said high and low signals as references to derive a digitized signal of said current pixel within said signal range (col. 2 lines 30-39), including limiting said analog signal of said current pixel by said high and low signals, said analog signal of said current pixel being another image signal of said captured image (col. 2 lines 47-51).

[Claim 2]

Gowda teaches a step of converting said image signal of said previously processed pixel to said high signal and said low signal (figure 1, V_{max} and V_{min}).

[Claim 3]

Gowda teaches wherein said step of converting said image signal of said previously processed pixel includes digital-to-analog converting (figure 1, DAC 110) said image signal of said previously processed pixel to said high signal and said low signal (figure 1, V_{max} and V_{min}), wherein said high and low signals are generated as voltages.

[Claims 9, 10]

These are apparatus claims corresponding to method claims 1 and 3 respectively. Therefore they have been analyzed and rejected based upon method claims 1, 3.

[Claim 17]

Gowda teaches a method of correcting erroneous image signals during analog-to-digital conversion comprising a sensor array of photosensitive pixels (figure 1, element 102), each of said photosensitive pixels being configured to accumulate an analog image signal when exposed

Art Unit: 2622

to light (col. 2 lines 30-36) and an analog-to-digital converter unit (figure 1, combination of 104-114) operatively coupled to said sensor array to receive analog image signals from said photosensitive pixels, said analog-to-digital converter unit comprising a digital-to-analog converter (figure 1, DAC 110) that outputs a high signal and a low signal (figure 1, Vmax and Vmin) based on an image signal of a previously processed pixel (e.g. two frames of a still image are captured by image sensor 102, col. 2 line 30-col. 3 line 10, col. 4 lines 14-22, figure 1), said high signal and said low signal defining a signal range about said image signal of said previously processed pixel (Vmax and Vmin define a range); and

An analog-to-digital converter (figure 1, ADC 104) having a high reference input and a low reference input to receive said high signal and said low signal (Vmax and Vmin), said analog-to digital converter being configured to digitize an analog signal of a current pixel (output of array 102) using said high and low signals as references to derive a digitized signal of said current pixel within said signal range, including limiting said analog signal of said current pixel by said high and low signals (col. 2 lines 47-51).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 6, 16 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gowda et al. (US Patent # 6,275,259).

[Claim 6]

Art Unit: 2622

Gowda is silent as to the type of analog-to-digital converter, however Official notice is taken of the fact that it is notoriously common to have a flash analog-to-digital converter be used for digitizing a current pixel in order to make the overall process faster. Therefore taking the combined teachings of Gowda and Official notice, it would have been obvious to one skilled in the art at the time of the invention to have been motivated to have flash analog-to-digital converter be used for digitizing a current pixel. The benefit of doing so would be because flash A/Ds have high input bandwidth and very high speeds in the 1 to 4-Gsample/s range. [As applicant has not traversed the old and well known statement above, the use of a flash analog-to-digital converter is taken as admitted prior art. See MPEP 2144.03(c)]

[Claim 16]

This is an apparatus claim corresponding to method claim 6. Therefore it has been analyzed and rejected based upon method claim 6.

[Claim 21]

This claim is substantially similar to claim 16. Therefore it has been analyzed and rejected based upon claim 16.

6. Claims 4, 5, 8, 11-14, 18,19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gowda et al. (US Patent # 6,275,259) in view of Kim (US Patent # 6,587,144).

[Claims 4 and 5]

Gowda teaches the limitations of claim 1 but fails to teach “.... Wherein a step of comparing said analog signal of said current pixel with an analog signal of a previously processed pixel and further comprising a step of converting said image signal of said previously processed pixel to said high signal and said low signal, wherein said high and low signals are dependent on said

Art Unit: 2622

comparing of said analog signal of said current pixel with said analog signal of said previously processed pixel”.

However Kim teaches comparing (figure 1, element 42) a present black level signal (read as current pixel signal value) and a preset black reference value (read as previously processed pixel value) to up or down values so that the DC voltage level of the signal is adjusted (col. 2 lines 12-23)[DC voltage can be either high or low and therefore can be read as high and low signals which are dependent on the comparison between a present black level and preset black reference value].

Therefore taking the combined teachings of Gowda and Kim, it would have been obvious to one skilled in the art at the time of the invention to have been motivated to have comparing said analog signal of said current pixel with an analog signal of a previously processed pixel and further comprising a step of converting said image signal of said previously processed pixel to said high signal and said low signal, wherein said high and low signals are dependent on said comparing of said analog signal of said current pixel with said analog signal of said previously processed pixel. The benefit of doing so would be to correct the black level due to an incorrect pixel as taught in Kim (col. 2 lines 20-21).

[Claim 8]

Gowda teaches wherein said image signal of said previously processed pixel is a digital signal (output of ADC 104) but fails to teach “...., wherein said image signal has more bits than said digitized signal of said current pixel”. However Kim teaches that the A/d converter output has 10 bits as compared to a 6-bit black level reference value (col. 4 lines 25-30). Therefore taking the combined teachings of Gowda and Kim, it would have been obvious to one skilled in the art at

Art Unit: 2622

the time of the invention to have been motivated to have an image signal having more bits than said digitized signal of said current pixel. The benefit of doing so would be to vary the black reference value as needed as taught in Kim (col. 4 lines 25-26).

[Claim 11]

This is an apparatus claim corresponding to method claim 8. Therefore it has been analyzed and rejected based upon method claim 8.

[Claim 12]

Gowda teaches a 8-bit D/A and A/d converter but does not disclose a 10-bit D/A and 7-bit A/D converter. However Official notice is taken of the fact that a 10 bit D/A and 7-bit A/D converter is well known in the art in order to have more sensitivity. Therefore taking the combined teachings of Gowda, Kim and Official notice, it would have been obvious to one skilled in the art at the time of the invention to have been motivated to have used a seven-bit value. The benefit of doing so would be to have a circuit, which has high sensitivity. [As applicant has not traversed the old and well known statement above, the use of a 10 bit D/A and 7-bit A/D converter is taken as admitted prior art. See MPEP 2144.03(c)]

[Claim 13]

This is an apparatus claim corresponding to method claims 4 and 5. Therefore it has been analyzed and rejected based upon method claims 4 and 5.

[Claim 14]

Claim 14 recites what was discussed with respect to claim 12.

[Claim 18]

Art Unit: 2622

This claim is substantially similar to claim 11. Therefore it has been analyzed and rejected based upon claim 11.

[Claim 19]

This claim is substantially similar to claim 13. Therefore it has been analyzed and rejected based upon claim 13.

7. Claims 7, 15, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gowda et al. (US Patent # 6,275,259) in view of Embler (US Patent # 6,654,054).

[Claim 7]

Gowda teaches that the digitized signal is based upon the previously processed pixel as discussed in claim 1 but fails to teach “.... a step of adding a conversion signal to said digitized signal of said current pixel”. However Embler teaches that an anti-noise signal is added to the digital signal (col. 11 lines 32-38). Therefore taking the combined teachings of Gowda and Embler, it would have been obvious to one skilled in the art at the time of the invention to have been motivated to have a step of adding a conversion signal to said digitized signal of said current pixel. The benefit of doing so would be to ensure an appropriate that an appropriate noise signal is cancelled as taught in Embler (col. 11 lines 32-38).

[Claim 15]

This is an apparatus claim corresponding to method claim 7. Therefore it has been analyzed and rejected based upon method claim 7.

[Claim 20]

This claim is substantially similar to claim 15. Therefore it has been analyzed and rejected based upon claim 15.


Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yogesh K. Aggarwal whose telephone number is (571) 272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

8. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Ometz can be reached on (571)-272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

9. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

YKA
May 10, 2006


DAVID OMETZ
SUPERVISORY PATENT EXAMINER